



US009543432B2

(12) **United States Patent**
Yue et al.

(10) **Patent No.:** **US 9,543,432 B2**

(45) **Date of Patent:** **Jan. 10, 2017**

(54) **HIGH VOLTAGE LDMOS DEVICE WITH AN INCREASED VOLTAGE AT SOURCE (HIGH SIDE) AND A FABRICATING METHOD THEREOF**

(58) **Field of Classification Search**

CPC H01L 29/7835; H01L 29/66659; H01L 29/1095; H01L 29/66681; H01L 29/7816

See application file for complete search history.

(71) Applicant: **SHANGHAI HUAHONG GRACE
SEMICONDUCTOR
MANUFACTURING
CORPORATION**, Shanghai (CN)

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,311,532 A * 1/1982 Taylor H01L 21/74
148/DIG. 151

5,087,579 A * 2/1992 Tomassetti H01L 27/0623
257/E27.015

(Continued)

(72) Inventors: **Wei Yue**, Shanghai (CN); **Junjun Xing**, Shanghai (CN); **Wenqing Yang**, Shanghai (CN)

(73) Assignee: **Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai (CN)**

FOREIGN PATENT DOCUMENTS

CN	101123192	A	2/2008
CN	101383375	A	3/2009

(Continued)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Primary Examiner — Ngan Ngo

(74) *Attorney, Agent, or Firm* — MKG, LLC

(21) Appl. No.: 14/982,682

(22) Filed: **Dec. 29, 2015**

(65) **Prior Publication Data**

US 2016/0240660 A1 Aug. 18, 2016

(30) **Foreign Application Priority Data**

Feb. 15, 2015 (CN) 2015 1 0080741

(51) **Int. Cl.**
H01L 29/00 (2006.01)
H01L 29/78 (2006.01)

(Continued)

(52) **U.S. Cl.**
CPC **H01L 29/7823** (2013.01); **H01L 21/265**
(2013.01); **H01L 21/324** (2013.01);
(Continued)

(57) **ABSTRACT**

A high voltage LDMOS device having high side source voltage, an n type buried layer and a p type buried layer situated on the interface between a p type substrate and an n type epitaxial layer; a lateral surface of the n type buried layer and a lateral surface of the p type buried layer not in contact, and are distant from one another with a distance, thereby increasing the withstand voltage between the n type buried layer and the p type buried layer; the p type buried layer and the drain overlap at least partially in a vertical direction, enabling the p type buried layer to exert a reduced surface field action on the drain, to increase the withstand voltage of the drain against the source; the source and the body terminal centrally on top of the n type buried layer.

9 Claims, 4 Drawing Sheets

